Abstract
Introduction
The effect of the interconnects on the performance of a computer system has been noted since the beginning of the digital computer era. The major impact at first was the transmission line delays which limited the speeds at which the circuits could operate. As the density of the circuits and interconnects increased, and the speeds at which the circuits and clocks operated increased, limiting noise became a factor to be dealt with in the computer design. Computer programs that solve Maxwell's equations are essential for creating models of the components of the computer system.
The speed and density of present day computers require full-wave electromagnetic solvers to obtain the frequency-dependent models to represent the electrical phenomena.
This paper applies the finite difference time domain (FDTD) algorithm to modeling the noises that exist in a computer package. The contribution of this paper is the use of the FDTD method as a general purpose tool to obtain equivalent circuits so that the noises that exist on the interconnects can be modeled X Figure 1 . The Yee cell in the reclangular Cartesian coordinate system. efficiently using circuit simulators such as Spice. In particular, the modeling of the inductive structures that deliver the ground and power voltages to the circuits on the semiconductor chips is presented. The FDTD method allows the generation of the equivalent circuits for arbitrary interconnect geometries that are valid over a wide frequency range.
The FDTD method is chosen to analyze the computer package components presented in this paper because of its advantages over other numerical methods. A single simulation provides an electromagnetic solution that is valid over a wide frequency range.
There is no matrix inversion which eases the computer memory and time requirements as compared to finite element methods. The computational mesh is obtained without using a special-purpose mesh generator.
The electromagnetic fields are obtained in the various interconnect structures using the FDTD algorithm [l] . The computational domain is discretized using a 0-8186-3540-1/93 $3.00 0 1993 IEEE uniform Yee mesh. A unit cell of the Yee mesh is shown in Fig. 1 
Crosstalk Noise
Crosstalk noise is generated by the coupling of electromagnetic fields between adjacent interconnect paths. As the frequency content of the signals on the interconnects increases, the crosstalk amplitudes get larger because of the relationship of the noise amplitudes to the wavelength of the signal. Additionally, if the cross-section of a transmission line is inhomogeneous, the inductance and capacitance matrices are frequency-dependent and a full-wave electromagnetic field solution provides the information from which the inductance and capacitance matrices may be calculated.
Consider the coupled microstrip line of Fig 
Reflection Noise
Some sections of a computer package interconnect are adequately represented by uniform transmission line models, but there are also regions in which a connection between different levels of packaging or different layers in a computer package must be made. This connection interrupts the uniform cross-section of the interconnect and is referred to as a discontinuity. The discontinuity lacks a well-defined impedance or propagation delay and causes a reflection and increased delay to a digital signal on the interconnect. Often, discontinuities are poorly shielded from adjacent interconnects and crosstalk becomes a serious problem. Modem design tools should aid the designer in minimizing the undesirable reflection, delay, and crosstalk while accurately quantifying these undesirable effects so that the fd package design operates reliably. The first step in obtaining an equivalent circuit of a discontinuity is to determine the scattering parameter The equivalent circuit of Fig. 4 is chosen to represent the via geometry, and the frequency-dependent scattering parameters of the equivalent circuit are matched to the scattering parameters of the FDTD simulation. For this example, the circuit simulator TouchStone@ [ 5 ] is used to determine the values of the equivalent circuit elements that are shown in Fig. 4 . Touchstone@ is a simulation tool generally used for microwave circuits that has an optimizing feature which determines the element values of the equivalent circuit so that the scattering parameters from the FDTD simulation.
When an interconnect passes from one level of packaging to another, a connector such as shown in Fig. 5 provides the electrical connection between the two package components. In a similar manner to the via, the equivalent circuit of the connector is obtained from the scattering parameters.
Simultaneous Switching Noise
Simultaneous switching noise or delta-I noise occurs in a computer package when a set of circuits on the semiconductor chip switches states. This switching activity draws a current through the power distribution network causing a voltage disturbance at the power and ground leads to the circuit, which affects the performance and reliability of the computer. The power distribution network is primarily inductive; to a first-order approximation, the voltage change is related to the current drawn by the circuits by
where the effective inductance, Leff, is a quantity that relates the power supply voltage fluctuation, v(t) . and the rate of change of current, i(t), through the set of simultaneously switching circuits. The effective inductance is used as a rule of thumb for determining how many simultaneous switching circuits a package can support, and it is often empirically determined from measurements or circuit simulations.
One of the basic components of a computer package that contributes to the simultaneous switching noise is the parallel-plate configuration created by the power and ground planes in a multilayered computer package. A simplification of a typical configuration is shown in Fig. 6 where a switching circuit is connected to a power supply through a set of vias, conducting planes and pins. The plates are rectangular with length and width dimensions of 1=12.5 mm and w= 12.5 mm, and a plate separation, d, of 0.1 mm.
The individual inductors and capacitors of the parallel-plate portion of the equivalent circuit shown in Fig. 7 are given in Table 1 . The inductor and capacitor values are determined using a least squares procedure that fits the frequency response from the FDTD simulation to the equivalent circuit. The values are assigned based on the distribution of currents in the plates as discussed in [6].
Switching Circuit Vias
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Pin Hole' Figure 6 . A parallel plate as part of a packaging structure that includes a switching circuit that is connected to the parallel plate through a pair of vias, and a power supply connected to the parallel plate through pins. 
Summary and Conclusions
The FDTD algorithm has been applied to the modeling of the crosstalk, reflection, and simultaneous switching noises that exist in a computer package.
The FDTD solver is a general purpose tool that allows the designer to obtain the time-domain electromagnetic field distributions in the various components of the interconnect path that contributes to the noise in a computer package. The contribution of this paper is the development of approaches to obtain equivalent circuits suitable for use in a circuit simulator. In par-ticular, inductance and capacitance models of the [31 planar structures that deliver the ground and power voltages to the circuits on the semiconductor chips have been developed. 
